About a-team Marketing Services
The knowledge platform for the financial technology industry
The knowledge platform for the financial technology industry

A-Team Insight Blogs

Leveraging Algo Boost ASIC, Cisco Introduces Sub-200 Nanosecond Switch

Subscribe to our newsletter

Cisco Systems is today introducing its Nexus 3548 network switch, incorporating proprietary Algorithm Boost (aka Algo Boost) ASIC chip technology, which pushes port-to-port cut through latency down to 190 nanoseconds for typical financial trading applications. Moreover, latency of 50 nanoseconds is possible for straightforward one-to-many market data distribution.

Cisco execs say the switch is “orderable” today and that initial shipments and installations are now underway to early adopters, with general availability by year end. Those execs also outline the the latency profile of the Layer 2/3 switch under application scenarios:

* In “Normal” mode for highly scalable uses connecting many thousands of nodes, employing a 64K mapping table, port to port latency is 250 nanoseconds. As would be expected with a cut through switch, that latency is constant across all packet sizes.

* In “Warp” mode – which is likely the typical configuration for financial trading applications – supporting up to 8,000 nodes and using an 8K mapping table, port to port latency is just 190 nanoseconds, again across variable packet sizes.

* In “Warp Span” mode – where functionality is reduced for one-to-many one-way connectivity, as is the case market data distribution, port to many-port latency is 50 nanoseconds.

While the 3548 – which features 48 ports running at 10G –  isn’t the first Cisco switch to incorporate proprietary silicon – the company has around 600 silicon designers on staff – it is the first in the Nexus data center range to do so. The Algo Boost ASIC – designed specifically to meet the low latency and jitter requirements of the financial markets – took 2.5 years to develop. Cisco’s current switch pitched to financial trading is the Nexus 3064, which uses ASIC chips from Broadcom.

In addition to its low latency profile, the 3548 also incorporates precision time stamping (down to 10 nanoseconds) and analytics – such as buffer monitoring for congestion – to provide visibility into how the switch is performing in production environments. Such functionality – to date generally found in external latency monitoring systems – can be leveraged by trading algorithms to re-route orders in order to gain execution advantage.

Today’s announcement by Cisco further heightens its competition with the likes of Arista Networks, which is also introducing a new switch today (now, there’s a coincidence) touting its software defined networking functionality. The 64-port Arista 7150 Layer 2/3 10G switch clocks in at cut-through latency of 350 nanoseconds, though it’s being pitched a data centre virtualisation and big data workloads, not specifically at low-latency trading. Arista’s switch uses ASIC chips from Intel, by dint of that company’s mid-2011 acquisition of Fulcrum Microsystems. Like Cisco’s new switch, it’s orderable today for delivery by Xmas!

Meanwhile, the chaps at Gnodal are pointing to today’s publication of independent tests on its GS7200 Layer 2 switch, highlighting its congestion avoidance credentials as a way to optimise bandwidth in a network, especially for cloud and storage applications. Moreover, they point to port-to-port store/forward latency starting at sub 150 nanoseconds for systems connecting into it.

Subscribe to our newsletter

Related content

WEBINAR

Upcoming Webinar: Optimising cloud, marketplaces & managed data services

Date: 30 June 2026 Time: 10:00am ET / 3:00pm London / 4:00pm CET Duration: 50 minutes Financial institutions are under mounting pressure to rethink how they source, manage and distribute market data. Rising data volumes, multi-cloud adoption and the operational demands of regulations such as DORA are exposing the limits of legacy infrastructure, and driving...

BLOG

Determinism is the New Speed: Why High Performance Trading Infrastructure is Being Redefined Around Provability

The definition of high performance in trading infrastructure is shifting. Raw speed, once the key benchmark, is increasingly being subsumed into a broader set of requirements around determinism, provability and architectural simplicity. For firms operating in fragmented, event-driven and increasingly automated markets, the competitive edge is no longer measured in nanoseconds alone, it lies in...

EVENT

TradingTech Summit New York

Our TradingTech Summit in New York is aimed at senior-level decision makers in trading technology, electronic execution, trading architecture and offers a day packed with insight from practitioners and from innovative suppliers happy to share their experiences in dealing with the enterprise challenges facing our marketplace.

GUIDE

Corporate Actions Europe 2010

The European corporate actions market could be the stage of some pretty heavy duty discussions regarding standards going forward, particularly with regards to the adoption of both XBRL tagging and ISO 20022 messaging. The region’s issuer community, for one, is not going to be easy to convince of the benefits of XBRL tags, given the...