About a-team Marketing Services
The knowledge platform for the financial technology industry
The knowledge platform for the financial technology industry

A-Team Insight Blogs

BittWare’s TeraBox Bulks Up FPGA Processing for Trading Scale and Analytics

Subscribe to our newsletter

FPGA specialist BittWare has introduced TeraBox, an appliance that delivers up to 16 FPGAs, and targeted at high scale trading and analytics applications.

TeraBox supports up to eight BittWare S5-PCIe-DS cards, each of which hosts two Altera Stratix V FPGAs, 64 gigabytes of RAM and 16 10gE network ports. Thus, each 5U appliance can scale to 16 FPGAs, 512GB of RAM and 128 10gE ports. The appliance can also optionally host a traditional x86 processor, perhaps for monitoring or co-ordination functionality.

According to BittWare’s vice president of systems and solutions Ron Huizen, TeraBox has two likely applications in the financial markets:

* For trading systems where the entire application logic is hosted on the FPGA card, TeraBox offers high scale in one appliance, thus reducing cost of deployment compared with server-hosted approaches. Algorithmic trading and real-time risk control are applications that can likely be deployed more cost effectively with TeraBox.
* For analytics applications, such as algo back testing, pre-trade analytics and risk managemnt, TeraBox’s multiple FPGAs can work together to provide parallelised performance. Connectivity between the FPGAs can be acheived via the chassis PCIe bus, or via the 10gE network.

The latter analytics example would be to some extent breaking new ground for FPGAs, which typically have been dedicated to specific functions, such as data feed processing. For the most part, parallel analytics applications have been targeted at multi-core x86 processors, or at GPUs.

A key to deploying FPGAs for parallel applications will be the introduction of the next version of the OpenCL programming framework. OpenCL 2.0 – the specification for which was released this July – calls for support for dynamic parallelism and shared virtual memory.

Subscribe to our newsletter

Related content

WEBINAR

Upcoming Webinar: Reviewing the Latency Landscape and the Next Generation of Ultra-Low Latency Infrastructure

Date: 17 September 2026 Time: 10:00am ET / 3:00pm London / 4:00pm CET Duration: 50 minutes Ultra-low latency is no longer the preserve of a handful of proprietary trading firms. As new asset classes electronify, data volumes surge, and regulatory expectations around execution quality and resilience tighten, the performance demands on trading infrastructure are broadening...

BLOG

TXSE Selects Exegy FPGA Technology for Market Data Infrastructure

The Texas Stock Exchange (TXSE) has selected Exegy to provide FPGA-based market data feed handlers as part of its launch infrastructure. TXSE is positioning itself as the first fully integrated U.S. equities exchange built from scratch in more than 25 years. As part of that ground-up approach, the venue has opted to deploy FPGA technology...

EVENT

AI in Capital Markets Summit London

Now in its 3rd year, the AI in Capital Markets Summit returns with a focus on the practicalities of onboarding AI enterprise wide for business value creation. Whilst AI offers huge potential to revolutionise capital markets operations many are struggling to move beyond pilot phase to generate substantial value from AI.

GUIDE

AI in Capital Markets Handbook 2026

AI adoption in capital markets has moved into a more disciplined phase. The priority is now controlled deployment: where AI can be used safely, where it can deliver measurable value, and how outputs can be governed, monitored and evidenced. The 2026 edition of the AI in Capital Markets Handbook examines how AI is being applied...