About a-team Marketing Services
The knowledge platform for the financial technology industry
The knowledge platform for the financial technology industry

A-Team Insight Blogs

BittWare’s TeraBox Bulks Up FPGA Processing for Trading Scale and Analytics

Subscribe to our newsletter

FPGA specialist BittWare has introduced TeraBox, an appliance that delivers up to 16 FPGAs, and targeted at high scale trading and analytics applications.

TeraBox supports up to eight BittWare S5-PCIe-DS cards, each of which hosts two Altera Stratix V FPGAs, 64 gigabytes of RAM and 16 10gE network ports. Thus, each 5U appliance can scale to 16 FPGAs, 512GB of RAM and 128 10gE ports. The appliance can also optionally host a traditional x86 processor, perhaps for monitoring or co-ordination functionality.

According to BittWare’s vice president of systems and solutions Ron Huizen, TeraBox has two likely applications in the financial markets:

* For trading systems where the entire application logic is hosted on the FPGA card, TeraBox offers high scale in one appliance, thus reducing cost of deployment compared with server-hosted approaches. Algorithmic trading and real-time risk control are applications that can likely be deployed more cost effectively with TeraBox.
* For analytics applications, such as algo back testing, pre-trade analytics and risk managemnt, TeraBox’s multiple FPGAs can work together to provide parallelised performance. Connectivity between the FPGAs can be acheived via the chassis PCIe bus, or via the 10gE network.

The latter analytics example would be to some extent breaking new ground for FPGAs, which typically have been dedicated to specific functions, such as data feed processing. For the most part, parallel analytics applications have been targeted at multi-core x86 processors, or at GPUs.

A key to deploying FPGAs for parallel applications will be the introduction of the next version of the OpenCL programming framework. OpenCL 2.0 – the specification for which was released this July – calls for support for dynamic parallelism and shared virtual memory.

Subscribe to our newsletter

Related content

WEBINAR

Upcoming Webinar: How to move to a modern, component based trading architecture using a Buy AND Build approach

Date: 7 May 2026 Time: 10:00am ET / 3:00pm London / 4:00pm CET Duration: 50 minutes To remain competitive in today’s electronic markets, firms need trading architectures that support rapid innovation, effortless integration of new capabilities, and the agility to respond to shifting market demands. This is prompting technology leaders to move beyond the traditional...

BLOG

FPGA-Accelerated Engine from Exegy Will Power EU’s First Equities Consolidated Tape

EuroCTP, the joint venture of 15 European exchange groups selected by the European Securities and Markets Authority (ESMA) to deliver the EU’s first real-time consolidated tape for shares and ETFs, has named Exegy as its core technology partner. Exegy’s FPGA-accelerated ticker plant will serve as the data normalisation and consolidation engine at the centre of...

EVENT

TradingTech Summit New York

Our TradingTech Summit in New York is aimed at senior-level decision makers in trading technology, electronic execution, trading architecture and offers a day packed with insight from practitioners and from innovative suppliers happy to share their experiences in dealing with the enterprise challenges facing our marketplace.

GUIDE

Institutional Digital Assets Handbook 2024

Despite the setback of the FTX collapse, institutional interest in digital assets has grown markedly in the past 12 months, with firms of all sizes now acknowledging participation in some form. While as recently as a year ago, institutional trading firms were taking a cautious stance toward their use, the acceptance of tokenisation, stablecoins, and...